

**A METHOD AND APPARATUS FOR DESIGNING CIPHER LOGIC,  
AND A COMPUTER PRODUCT**

**FIELD OF THE INVENTION**

5           The present invention in general relates to a method  
and apparatus for designing cipher logic of a cipher  
apparatus that effects cipher or decryption per block by  
using an F-function for converting input bits to output bits  
by means of a plurality of S-boxes. More particularly, this  
10   invention relates to a method and apparatus capable of  
selecting swiftly and efficiently an optimal S-box that  
meets a computer performance when designing common key block  
cipher having S-boxes. This invention also relates to a  
computer readable recording medium which stores thereon a  
15   computer program which when executed realizes the method  
according to the present invention on a computer.

**BACKGROUND OF THE INVENTION**

20           With the recent advancement of communication  
information technology, important information is being  
provided through various types of communication media  
including wired, wireless, and satellite communications.  
However, it is necessary that such important information is  
transmitted in a most secured manner.

25           Various kinds of cipher protocols, such as secret-

key cryptosystem or public-key cryptosystem, have been developed and used for transferring the information in a secured manner. The secret-key cryptosystem, which is a type of the common key block cipher, has proved to be most  
5 suitable for high-speed cipher communication.

A variety of cipher algorithms have been proposed as the conventional common key block cipher. Most of such algorithms adopt a simple and repetitive structure referred to as the Feistel structure. In an internal portion of this  
10 Feistel structure, which is also referred to as F-function, non-linear functions referred to as S-boxes are aligned, and a combination of outputs is dispersed by a linear function in most of the cases. The internal structure referred to as the F-function is generally known as SPN (Substitution  
15 Permutation Network) structure.

It is by no means easy to design the S-boxes that form the security core of the common key block cipher. Also, as more kinds of S-boxes are used, a larger memory capacity is required to store the S-boxes. Hence, in the general common  
20 key block cipher, in order to reduce the development costs of the S-boxes and memory capacity and thereby simplify the structure thereof, the same S-box is used repetitively or the S-boxes having the same input size or output size are reused.

25 Because the input bit number in the common key block

006727 67263460

cipher is generally 64 or 128, S-boxes having the  $2^n$ -bit input are used when using the S-boxes of the same size without any duplication. However, the S-boxes actually have either the 4-bit or 8-bit input due to restriction of implementation.

5           That is, because the S-boxes are the portions that are most frequently referred to in the cipher apparatus, they are most likely to affect the cipher rate. For this reason, it is desirable to design in such a manner that the entire table representing the S-boxes is enclosed in a fastest referable storage device (generally, a primary cache memory) 10 in the computer. However, if the input bit number of the S-boxes increases, the table size gradually increases exponentially. Because there is an upper limit of the practically usable table size, if reference should be made 15 to a table exceeding the capacity of the storage device, the access rate drops more than the numerical value. In view of the foregoing, only the 4-bit input and 8-bit input are the alternatives for the S-boxes having the  $2^n$ -input to avoid disadvantages in the as implemented state.

20           The memory capacity of the present day computers is increasing year after year. Although it may be too early to adopt the S-boxes having the 16-bit input, it cannot be said that the memory source of the computers is fully utilized by the S-boxes having the 8-bit input.

25           In other words, S-boxes having the input of the fewer

006727" 6726E260

bit number can be enclosed in the primary cache memory in computers of almost any type. In this case, however, the total number of the S-boxes increases, and so does the number of times for referring to the S-boxes, thereby posing a problem that the performance rate is reduced.

Conversely, S-boxes having the input of the greater bit number can reduce the number of times for referring to the S-boxes, but the size of the table forming the S-boxes is increased. Hence, the S-boxes cannot be enclosed in the primary cache memory, and have to be installed in other storage device having the lower referring rate. For this reason, each reference to the table takes longer, thereby causing a problem that an overall performance rate is reduced.

In view of the foregoing, it is quite important how an optimal S-box that meets the computer performance should be selected when designing the common key block cipher having the S-boxes.

## SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method and apparatus for designing cipher logic capable of selecting swiftly and efficiently an optimal S-box that meets the computer performance when designing common key block cipher having the S-boxes. It is an another object

of the present invention to provide a computer readable recording medium which stores thereon a computer program which realizes the method according to the present invention on a computer.

5 In the method and apparatus for designing cipher logic of the present invention, input and output bit number of the plurality of S-boxes is selected based on the memory capacity of the high-speed referable memory provided to the cipher device, and a plurality of S-boxes having the selected input  
10 and output bit number are generated. Consequently, an optimal S-box that meets the computer performance can be selected swiftly and efficiently when designing the common key block cipher having the S-boxes.

The recording medium of the present invention stores  
15 thereon a computer program which realizes the method according to the present invention on a computer. Accordingly, the method according to the present invention can be realized easily and automatically on the computer.

Other objects and features of this invention will  
20 become apparent from the following description with reference to the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a function block diagram showing an  
25 arrangement of a cipher designing apparatus according to an

embodiment of the present invention;

Fig. 2 is a flowchart showing a processing procedure of the cipher designing apparatus shown in Fig. 1;

Fig. 3 is a flowchart showing an S-box optimization  
5 procedure cited in Step S3 of Fig. 2;

Fig. 4 is a flowchart showing an S-box generation procedure of an S-box generating unit shown in Fig. 1;

Fig. 5 is a diagram showing an example of an F-function (as designed) generated by an F-function generating unit  
10 shown in Fig. 1;

Fig. 6 is a diagram showing an example of the Feistel structure when the F-function shown in Fig. 5 is used;

Fig. 7 is a flowchart showing a processing procedure when the cipher designing apparatus shown in Fig. 1 is  
15 implemented to a computer;

Fig. 8 is a flowchart showing an S-box extraction processing procedure cited in Step S32 of Fig. 7;

Fig. 9 is a flowchart showing a combination table generation procedure cited in Step S33 of Fig. 7;

Fig. 10 is a flowchart showing a procedure for  
20 combining the S-boxes and a linear transformation L; and

Fig. 11 is a diagram showing an example of the F-function (as implemented) according to an embodiment of the present invention.

029111

To begin with, configuration of the cipher designing apparatus according to the present embodiment will be explained. Fig. 1 is a function block diagram showing the configuration of the cipher designing apparatus of the present invention. The processing device 1 downloads programs read out from a not shown recording medium in its not shown main memory and starts to run each process described below. The processing device 1 comprises an input unit 2, an optimization processing unit 3, a S-box generating unit 4, a F-function generating unit 5 and the like.

The optimization processing unit 3 optimizes the input and output bit number of the S-box based on the parameters inputted from the input unit 2.

7





4, and generates an F-function that linearly transforms the output from each S-box collectively by inputting the exclusive OR operation result of the input and a key to each S-box.

5           An input file 6 comprises a computer parameter file which stores the memory capacity of the primary cache memory in the computer or the like, and a S-box parameter file which stores all kinds of data related to the S-box and the like.

An output file 7 comprises an output file of the S-box  
10 (as designed/as implemented), an output file of the F-  
function (as designed/as implemented), and an output file  
of the Feistel structure data (as designed/as implemented).  
This output file 7 may comprise other files which are not  
mentioned here.

15           The display device 8 is a CRT, a liquid crystal panel  
or the like. This display device 8 displays images. The  
input and output device 9 includes devices such as printers,  
disk devices, a display devices, a memory device, etc.

Next, the sequence of the procedure performed by the cipher designing apparatus shown in Fig. 1 will be explained here with reference to Fig. 2. As shown in Fig. 2, with the cipher designing apparatus, the memory capacity of the primary cache memory in the computer is inputted as a parameter in the first place (Step S1). For example, in case of a Pentium II processor, "16 Kbytes" is inputted and in

case of a PA-RISC processor, "1 Mbyte" is inputted.

Then, parameters of the S-box and the entire input and output are inputted (Step S2). Assume that the input and output bit number of the S-box is 5 or greater, and the entire input and output bit number is 32.

Then, the S-box is optimized (Step S3). That is, a value 32 given as the entire input and output bit number is divided by a value 5 given as the smallest input and output bit number of the S-box to yield a set of six 5-bit strings, "5 5 5 5 5 5", and 2-bit remainder. Then, the 2-bit remainder is allocated to the remotest positions, for example, at the left end and right end to yield a set of "6 5 5 5 5 6".

Subsequently, a combination number of combination bit strings is determined based on the memory capacity of the primary cache memory, and the S-box is optimized by combining the above six bit strings based on the combination number. For example, when the memory capacity of the primary cache memory is 16 Kbytes, every two bit strings are combined to yield a set having three combinations, "11 10 11". When the memory capacity of the primary cache memory is 1 Mbyte, every three bit strings are combined to yield a set having two combinations, "16 16". How the combination number is determined based on the memory capacity of the primary cache memory will be described below.

Subsequently, the S-box is generated based on the

006FAT" 6T26E26D  
optimized input and output bit number of the S-box (Step S4),  
and the F-function (the secret key related to the F-function,  
a key having the same bit number as the F-function input and  
output bit number, etc.) is generated by using the S-box thus  
5 generated (Step S5), after which cipher is generated by using  
the F-function thus generated.

By the foregoing series of processes, the input and  
output bit number of the S-box can be optimized automatically  
upon input of the parameters (the memory capacity of the  
10 primary cache memory and the entire input and output bit  
number) of the computer or the like, thereby making it  
possible to generate the optimized S-box, F-function, and  
cipher.

Next, the S-box optimization procedure cited in Step  
15 S3 of Fig. 2 will be explained more in detail. Fig. 3 is  
a flowchart showing the S-box optimization procedure cited  
in Step S3 of Fig. 2. Assume that the input and output bit  
number of the S-box is 5 or greater, and the entire input  
and output bit number is 32.

20 As shown in Fig. 3, 5-bit strings are aligned in a total  
up to 32 bits in the first place (Step S11). More  
specifically, the smallest value is determined as 5 bits from  
the input parameter (the input and output bit number of the  
S-box is 5 or greater), and a value 32 given as the entire  
25 input and output bit number is divided by a value 5 determined



the combining process at Step S13 is compared with the value  
a (the value of the final combination number) obtained in  
Step S14 (Step S15). When  $b = a$  (when the combination number  
b in Step 13 is equal to the final value a (for example, 3)),  
5 the optimization process is completed (Step S16). On the  
other hand, when  $b > a$ , the cipher designing apparatus returns  
to Step S11 to repeat the combining process.

In this manner, the entire input and output number (for  
example, 32 bits) is divided by the smallest input and output  
10 number (for example, 5 bits) of the S-box specified by the  
parameter, and the divided bit strings are aligned. When  
there is a remainder, the remainder is allocated to the  
remotest positions to generate a set of tentative input and  
output numbers of the S-box. The input and output number  
15 is optimized by repetitively combining the input and output  
numbers until the combination number b becomes equal to the  
final value a found from the entire input and output bit  
number and the cache size. Thus, the number of times for  
referring to the S-boxes is reduced by minimizing the  
20 combination number of the S-boxes so as to be enclosed in  
the primary cache memory, thereby making it possible to  
optimize the S-box separately for each computer.

Next, the following description will describe the  
S-box generation procedure of the S-box generating unit 4  
25 shown in Fig. 1. Fig. 4 is a flowchart showing the S-box

generation procedure of the S-box generating unit 4 shown in Fig. 1.

As shown in Fig. 4, the post-optimization allocation numbers are extracted in the first place (Step S21). For example, in case of the optimization with three combinations as was explained in Step S3 of Fig. 2, values 6 and 5 are extracted.

Then, a non-linear table having the input output bit number corresponding to each allocation number is generated (Step S22). For example, as shown in the right side of the drawing, a non-linear table having the 5-bit input as an address and a 5-bit output is generated. Also, a non-linear table for 6 bits is generated. With the above procedure, the non-linear tables as many as the combination number of the S-boxes after the optimization can be generated.

Next, the following description will describe an example of the F-function generated by the F-function generating unit 5 shown in Fig. 1. Fig. 5 is a view showing an example of the F-function (as designed) generated by the F-function generating unit 5 shown in Fig. 1.

As shown in Fig. 5, the S-boxes (non-linear tables) generated in the processing procedure detailed in Fig. 4 are aligned and interconnected with each being denoted by a capital letter S. An exclusive OR of the entire input and output number of 32 bits and 32-bit key is computed, and the

09739219-121900  
computation result of the XOR is divided to 6 bits, 5 bits,  
5 bits, 5 bits, 5 bits, and 6 bits. Then, the circuit is  
formed to input these divided bits into their respective  
S-boxes. Also, the circuit is formed to add up the output  
5 bits from all the S-boxes to 32 bits so as to be outputted  
through a linear transformation circuit L. According to the  
above arrangement, the F-function using the S-boxes each  
having the optimized input and output number for each  
computer can be generated (designed).

10       Next, the following description will describe an  
example of the Feistel structure using the F-function shown  
in Fig. 5. Fig. 6 is a diagram showing an example of the  
Feistel structure using the F-function shown in Fig. 5.

15       The Feistel structure shown in Fig. 6 operates as a  
cipher circuit or a decryption circuit, and upon input of  
a plain text or a cipher text from the top portion, processing  
results are flown downward as indicated by arrows, and a  
cipher text or a plain text is outputted from the bottom.  
Because referring to the S-boxes each forming the F-function  
20       within the illustrated structure is optimized so that access  
is allowed on the primary cache memory in each computer, the  
cipher process or decryption process can be performed at a  
high-speed by fully utilizing the primary cache memory  
unique to each computer.

25       Next, the following description will describe the

processing procedure when the cipher designing apparatus shown in Fig. 1 is implemented to a computer. Fig. 7 is a flowchart showing the processing procedure when the cipher designing apparatus shown in Fig. 1 is implemented to a computer.

As shown in Fig. 7, the memory capacity of the primary cache memory in the computer is inputted as a parameter in the first place (Step S31). In case of the Pentium II processor, "16 Kbytes" is inputted.

Then, an optimal set of the S-boxes is extracted (Step S32). More specifically, in the same manner as the foregoing designing process, a value 32 given as the entire input and output number is divided by a value 5 given as the smallest input and output number of the S-box in the first place, and if there is a remainder, the remainder is allocated to the remotest positions, thereby yielding a set of "6 5 5 5 5 6" as a set of input and output numbers of the S-boxes. After the second and onwards, every two or three input and output numbers are combined repetitively in accordance with the optimization process detailed in Fig. 3 until the optimal combination is obtained.

Then, a combination table of the S-boxes is generated (Step S33). More specifically, as shown in the right side of the drawing, a combination table of each input and output number of the S-box is generated. For example, combination



tables 6 and 5 are generated in the first time, and in the second time, a combination table (enlarged S-box) of 11 bits, a combination of 6 and 5, is generated, and these processes are repeated.

5           Then, whether or not the process should be completed  
is judged (Step S34). If not (No in Step S34), the cipher  
designing apparatus returns to Step S32, and repeats the  
foregoing process; otherwise (Yes in Step S34), each  
enlarged S-box and linear transformation circuit L are  
10       combined (Step S35). Consequently, the linear  
transformation circuit L is taken into each enlarged S-box,  
and the process done by the linear transformation circuit  
L becomes unnecessary, thereby making it possible to  
accelerate the performance.

15           Subsequently, as shown in the right side of the drawing,  
the other components, such as a key adder unit and an input  
and output unit, are implemented (Step S36), and the  
implementation of the F-function is completed (Step S37).

According to the above procedure, the parameters (the  
20 memory capacity of the primary cache memory and the like)  
are taken into the cipher designing apparatus from the  
computer upon implementation to the computer, and the F-  
function can be generated automatically by finding the  
optimal input and output number of the S-box based on the  
25 cache memory of the primary cache memory and the entire input

and output number. Consequently, data of the foregoing Feistel structure shown in Fig. 6 and incorporating the F-function can be generated, and the performance rate can be accelerated by minimizing the number of times for referring to the table placed on the primary cache memory in the computer when encrypting/decrypting a plain text/cipher text.

Next, the following description will describe more in detail the S-box extraction processing procedure cited in Step S32 of Fig. 7. Fig. 8 is a flowchart showing the S-box extraction processing procedure cited in Step S32 of Fig. 7.

As shown in Fig. 8, a set of the optimized S-boxes is extracted in the first place (Step S41). For example, as shown in the right side of the drawing, a set of "6 5 5 5 5 6" is extracted as a set of the input output bit numbers of the optimized S-boxes.

Then, the combination in accordance with the cache memory capacity of the primary cache memory is extracted (Step S42). Here, every two or three input and output numbers in the extracted set of the input and output numbers of the S-boxes are combined from the left side to generate a new set repetitively until the combination number becomes equal to the foregoing final value a obtained in Step S14 in Fig. 3 as described above. Accordingly, a set of the input

and output numbers of the S-boxes having the optimal combination number is determined. For example, a set of "11 10 11" is determined (extracted).

By the above process, the input and output bit numbers of the optimal S-boxes corresponding to the memory capacity of the primary cache memory in the computer can be determined upon implementation to the computer.

Next, the following description will describe the combination table generation procedure cited in Step S33 of Fig. 7. Fig. 9 is a flowchart showing the combination table generation procedure cited in Step S33 of Fig. 7.

As shown in the drawing, the combination of the S-boxes is inputted (Step S51). More specifically, as shown in the right side of the drawing, values of 6 and 5 are inputted as the input and output numbers of the S-boxes, for example.

Subsequently, the S-boxes are combined (Step S52). More specifically, as shown in the right side of the drawing, the input S-boxes are combined to generate an enlarged S-box. Here, an input number of 11 bits is used as an address to generate a non-linear table having an 11-bit output.

By the above process, combination tables (non-linear tables) as many as the combination number of the optimized S-boxes can be generated.

Next, the following description will describe the

combining procedure for combining the S-box and linear transformation L. Fig. 10 is a flowchart showing the combining procedure for combining the S-box and linear transformation L. As shown in the drawing, after the input of the enlarged S-box (step S61) and the linear transformation L (Step S62), the result of the linear transformation obtained by linear transforming an output of the enlarged S-box by the linear transformation L is stored (Step S63).

10           More specifically, as shown in the right side of the  
drawing, the result by linear transforming the output of the  
enlarged S-box by the linear transformation L is stored in  
the table shown in the right side, thereby taking the process  
done by the linear transformation L into the table of the  
15   enlarged S-box.

By running the above process, the process done by the linear transformation L is taken into the enlarged S-box. This makes it unnecessary for the linear transformation L to operate at the cipher/decryption process, thereby making it possible to accelerate the performance rate.

Next, the following description will describe an example of the F-function (as implemented) in the present embodiment. Fig. 11 is a diagram showing an example of the F-function of the present embodiment. As shown in the drawing, S11 representing the enlarged S-box after the

combining explained in Fig. 10 (S-box of 11), S10 (S-box of 10), and S11 (S-box of 11) are placed and other circuits, such as XOR, are placed as well.

Accordingly, the Feistel structure shown in Fig. 6 is  
5 generated based on the F-function, so that a cipher text can be outputted by encrypting a plain text, or a plain text can be outputted by decrypting a cipher text. Meanwhile, the number of times for referring to the table can be minimized by placing the table on the primary cache memory in the  
10 computer, thereby making it possible to run the cipher/decryption process at a high speed.

As has been discussed, according to the one aspect of the present invention, the input and output bit number of the plurality of S-boxes is selected based on the memory  
15 capacity of the high-speed referable memory provided to the cipher device, and a plurality of S-boxes having the selected input and output bit number are generated. Consequently, as an effect, there can be obtained a method and an apparatus for designing cipher logics capable of selecting swiftly and  
20 efficiently an optimal S-box that meets the computer performance when designing the common key block cipher having S-boxes.

Further, because the F-function is generated to have the plurality of S-boxes generated in the above manner, there  
25 can be obtained method and an apparatus for designing cipher

logics capable of generating an F-function having optimal S-boxes that meet the computer performance as an effect.

Further, the input and output bit number of each S-box is selected in such a manner that a sum of sizes of the plurality of S-boxes becomes largest within a memory capacity of a primary cache memory installed in a processor provided to the cipher device. Consequently, as an effect, here can be obtained method and an apparatus for designing cipher logics capable of fully utilizing the primary cache memory read out in one cycle.

Further, the memory capacity of the primary cache memory and an entire input and output bit number of the block are inputted, and an input and output number of each S-box is tentatively decided by generating an input and output number of each S-box by dividing the inputted entire input and output bit number of the block and allocating a remainder to the input and output number of an arbitrary S-box, while the tentatively decided input and output numbers of the S-boxes are combined within the memory capacity of the primary cache memory. Consequently, there can be obtained method and an apparatus for designing cipher logics capable of selecting swiftly and efficiently the optimal input and output number of the S-box as an effect.

Further, the smallest input and output value of the plurality of S-boxes is specified. Thus, as an effect, there

can be obtained method and an apparatus for designing cipher logics capable of selecting the input and output number of the S-box swiftly by not dividing the S-box more than necessary.

5 Further, the combining of the input and output numbers is completed based on a final value determined by the entire input and output bit number of the block and the memory capacity of the primary cache memory. Hence, as an effect, there can be obtained method and an apparatus for designing  
10 cipher logics capable of completing the process when the combination number become equal to the optimal input and output number of the S-box.

Further, the input and output number of each S-box is tentatively decided by allocating the remainder, if there  
15 is any, to the input and output numbers of the S-boxes that are placed apart at the remotest positions. Hence, as an effect, there can be obtained method and an apparatus for designing cipher logics capable of making the tentative decision efficiently in an adequate manner.

20 According to another aspect of the present invention, the recording medium of the present invention stores thereon a computer program which realizes the method according to the present invention on a computer. Accordingly, the method according to the present invention can be realized  
25 easily and automatically on the computer.

Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

006T2T 6T26E460